Description
No, Cadence* Xcelium* simulation scripts are not generated for a 50G Interlaken Intel® FPGA IP example design targeting Intel® Arria® 10 devices. Scripts are generated to simulate the 50G Interlaken Intel® FPGA example design testbench in Modelsim*, NCSim* and VCS* when targeting an Intel Arria 10 device.
