Description
Due to a problem with the Intel® Stratix® 10 Floating Point Matrix Inverse Intel® FPGA IP in Intel® Quartus® Prime Pro software version 18.0, you may observe the above error when trying to Generate HDL for the IP.
Resolution
There is no workaround for this problem. This problem will be fixed in a future version of the Intel® Quartus® Prime Pro Edition Software
