Article ID: 000075053 Content Type: Troubleshooting Last Reviewed: 05/20/2015

Why does the Serial Digital Interface (SDI) II MegaCore’s rx_pll_locked signal occasionally toggle?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

For HD-SDI and 3G-SDI video standards, the CDR mode of the transceiver is lock to data (LTD) mode.

Hence the rx_pll_locked signal of Serial Digital Interface (SDI) II MegaCore® may oscillate when the transceiver is correctly locked to the incoming data in HD-SDI or 3G-SDI standard.

However, for SD-SDI video standard, the CDR mode is lock to reference clock (LTR) mode, the rx_pll_locked signal of SDI II MegaCore remain locked at all times.

Related Products

This article applies to 15 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SE SoC FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.