Article ID: 000074826 Content Type: Troubleshooting Last Reviewed: 04/06/2023

Why does the PFL fail to configure the FPGA when the flash is programmed with a .map.flash file?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The Parallel Flash Loader (PFL) Intel® FPGA IP might fail to configure the FPGA when the flash is programmed with a .map.flash file due to the lack of the .pof version byte in this file.

You can generate the .flash file and the .map.flash file for PFL using the sof2flash command.  Whilst the .map.flash file contains option bits for the PFL, it lacks the .pof version byte which is necessary for the PFL.

For details about option bits format, see the Parallel Flash Loader IP Core User Guide (PDF)

Resolution

To work around this, program the .pof version manually at the offset address of 0x80 from the start address of the option bits.  When the enhanced bitstream-compression feature isn\'t enabled, the value for the .pof version is 0x03.  When the enhanced bitstream-compression feature is enabled, the value for the .pof version is 0x04.

Related Products

This article applies to 33 products

Cyclone® III FPGAs
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® V GX FPGA
Arria® V GZ FPGA
Stratix® V GS FPGA
Stratix® II GX FPGA
Stratix® II FPGAs
Arria® V GX FPGA
Stratix® V GT FPGA
Intel® Arria® 10 GT FPGA
Arria® V GT FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Arria® II GX FPGA
Intel® Arria® 10 GX FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Intel® Arria® 10 SX SoC FPGA
Stratix® FPGAs
Stratix® GX FPGA
Arria® GX FPGA
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SE SoC FPGA
Cyclone® IV E FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Cyclone® III LS FPGA
Stratix® IV E FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.