Article ID: 000074818 Content Type: Troubleshooting Last Reviewed: 08/07/2023

Can I run a VHDL simulation for my Root Port Avalon-MM design under NCSim?

Environment

    Quartus® II Subscription Edition
    PCI Express
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

When you try to compile the auto-generated PCI® Express Hard IP Root port VHDL testbench using NCSim, you may see errors such as the following:

ncvhdl_p: *E,EXPTYP (./..//pcie_tb/simulation/pcie_tb.vhd,1459|10):

ncelab: *F,EVNMRA: the entity specified \'WORK.PCIE_TB\' has no architecture

 

 

Resolution

VHDL simulation is not supported for Root Port variants under NCSim.

This is not scheduled to be fixed in a future Quartus® software release.

Related Products

This article applies to 12 products

Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V SE SoC FPGA
Cyclone® V GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.