VHDL use clause error when compiling your design