Verilog and VHDL simulation error in Riviera-PRO: "# ALOG:...