Description
No, the tx_outclock of an ALTLVDS_TX megafunction cannot drive multiple pins in Altera FPGAs.
This is a hardware limitation.
Resolution
You can instantiate multiple ALTLVDS_TX blocks shared by the same PLL to create more output clock channels. Use the parallel bits tied to VCC and GND to create the desired clock frequency.