Article ID: 000074250 Content Type: Troubleshooting Last Reviewed: 09/04/2023

Why do output clocks of the IOPLL Intel® FPGA IP have incorrect phase shifts with respect to the reference clock in simulation in Intel Arria® 10 and Intel Cyclone® 10 GX?

Environment

  • Intel® Quartus® Prime Standard Edition
  • Intel® Quartus® Prime Pro Edition
  • IOPLL Intel® FPGA IP
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem with the simulation model generated by Intel® Quartus® Prime Software, output clocks of the IOPLL Intel FPGA IP may have incorrect phase shifts with respect to the reference clock in simulation in Intel Arria® 10 and Intel® Cyclone® 10 GX.

    The output clocks of the IOPLL Intel FPGA IP hardware have correct phase shifts according to the phase shift settings in the IP parameter editor. 

    Resolution

    Perform hardware verification when checking phase shifts of output clocks of the IOPLL Intel FPGA IP in Intel® Arria® 10 and Intel® Cyclone® 10 GX.

    Related Products

    This article applies to 2 products

    Intel® Cyclone® 10 FPGAs
    Intel® Arria® 10 FPGAs and SoC FPGAs