Description
Due to a problem in the Quartus® II software version 14.1, you will receive this error when compiling a Qsys design which contains the Altera Serial Flash Controller, generated using VHDL.
Resolution
Use the Verilog language for Qsys generation.
This problem is fixed in version 15.0 of the Quartus II software.