Description
Due to a limitation in the Quartus® II software, for designs written in AHDL with Verilog HDL specified as the output simulation netlist format, multi-dimensional ports are split into individual single-bit ports in the output netlist.
Resolution
To work around this limitation, generate your output simulation netlist in VHDL instead of Verilog HDL.