Critical Issue
Description
Due to the PLL VCO setting limitation, the PHY Lite for Parallel Interfaces Intel® Arria® 10 FPGA IP doesn’t support the frequency range between 137.5MHz to 149.9MHz when using quarter rate mode.
Resolution
There is no workaround to resolve this problem.