Article ID: 000073843 Content Type: Troubleshooting Last Reviewed: 09/11/2012

What is the minimum pulse width for the Stratix II and Stratix II GX device TRST pin?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description The minimum TRST pulse width required to reset the JTAG TAP controller is 60ns for a Stratix® II or Stratix II GX device.

Related Products

This article applies to 2 products

Stratix® II FPGAs
Stratix® II GX FPGA

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.