Critical Issue
Description
The Quartus® Prime Pro Edition software\'s Qsys Pro beta feature does not support VHDL generation for synthesis and simulation.
Resolution
Generate your synthesis and simulation files in Verilog.