Intel® FPGA Videos

Engineer-to-Engineer Videos

Chip ID Reading Using Mailbox Avalon® ST Client Intel® FPGA IP in Intel® Agilex™
HLS Walkthrough Part 2: Integrating with Quartus
HLS Walkthrough Part 3: Demo with Development Board
HLS Walkthrough Part 1: Creating An IP Component
Implementing the 5G Polar Intel® FPGA IP
Introduction to Intrinsic Margin
Implementing the Unified FFT Intel® FPGA IP
Back Annotation in Intel® Quartus® Prime 20.3
Designing with NIOS® II Processor part 1
Modular Scatter-gather DMA instantiation with NIOS® II.
Simulating a Nios II Processor Design
How to read and use Intel® Arria® 10 Chip ID IP in Embedded System using Nios® II and Hard Processor System (HPS)
Running the SoC Preloader With the ARM DS-5 Debugger
SDI II Dynamic TX Clock Switching Feature Implementation and Hardware Verification
SDI II IP Step by Step Implementation Guide for an Intel FPGA Arria 10 Device

View all Engineer-to-Engineer Videos

Feature Videos

Arria 10 for SAR Design

Watch this video on how Arria 10 devices are the ideal choice for remote sensing and mapping applications.

Most Recent Featured Videos

Intel® FPGA Programmable Acceleration Card, combined with the Napatech Link-Capture software
Intel® Programmable Acceleration Card (Intel® PAC) N3000 for Telecom Providers
Intel® Agilex™ PCIe* Gen4 x16 Demo
Intel® Stratix® 10 DX Features Demo: Intel® Ultra Path Interconnect (UPI), PCIe Gen4 x16, Intel® Optane™ DC Persistent Memory
Intel and Megh Computing Real Time Analytic Solution Animation
Intel Stratix® 10 Fast-Forward Compile
Intel Stratix® 10 Hyper-Retimer
Intel Stratix® 10 Critical Chain
Introduction to Platform Designer (formerly Qsys)
Scripting with Intel Quartus Prime Software
Creating a New Project with Intel® Quartus® Prime Pro Edition Software
ModelSim*-Intel FPGA Edition Simulation with Intel Quartus Prime Pro Edition
Platform Overview for Intel Acceleration Stack for FPGAs
Supercharge Your Data Center
A Day in the Life of a Data Center