Hardware Design Flow for an ARM-based SoC (OSOC1000)

Course Description

This course is intended for hardware and firmware engineers and examines the hardware design flow required to implement an Altera® SoC with the ARM®-based hard processing system (HPS). This course discusses the tools and methodology necessary to design and verify your SoC system. You will gain an understanding of exactly what’s required to implement a good system with Altera’s SoC devices.

At Course Completion

You will be able to:

• Create an SoC system using the Quartus® software and Qsys system integration tool
• Understand the necessary steps to create a custom component that interacts with the HPS
• Run a functional simulation of your custom component or system using provided BFMs
• Debug an SoC with the System Console tool
• Understand features included in Altera tools to perform FPGA-adaptive software debug

Skills Required

• FPGA knowledge is not required, but a plus

Follow-on Courses

Upon completing this course, we recommend the following courses (in no particular order):

• Software Design Flow for an ARM-based SoC

Related Courses

Below are the related courses you may be interested in:

• SoC Hardware Overview: Flash Controllers and Interface Protocols
• SoC Hardware Overview: Interconnect and Memory
• SoC Hardware Overview: System Management, Debug, and General Purpose Peripherals
• SoC Hardware Overview: the Microprocessor Unit

Applicable Training Curriculum

This course is part of the following Intel FPGA training curriculum:

• Embedded Hardware

Class Schedule

Result Showing 1

Location	Dates	Price	Registration
On-line	Anytime	Free	Register Now

Request a class in your region