Dynamic Reconfiguration in Altera Transceiver Devices (Legacy Course) (OSIV1110)

76 Minutes Online Course

Course Description

This training is an introduction to the reconfiguration capability found in FPGA embedded transceivers. In it, you will learn which transceiver parameters are reconfigurable. You will learn how to configure and connect the transceiver megafunctions to support reconfiguration as well as design your own custom logic to control reconfiguration. You'll see how to control & improve the signal integrity of your board, & as a result, your system, by reconfiguring the input & output buffer settings. The Quartus® II software v. 10.1 will be used for demonstrations.

NOTE: Transceiver reconfiguration in Stratix V, Arria V and Cyclone V device families is covered in the online training "Transceiver Reconfiguration in Altera 28-nm Devices”.

At Course Completion

You will be able to:

  • Indicate the reconfigurable parts of the gigabit transceiver buffers
  • Incorporate the dynamic reconfiguration megafunction, ALTGX_RECONFIG, into your transceiver design
  • Utilize the dynamic reconfiguration circuitry to change transceiver PMA settings without reconfiguring the entire FPGA

Skills Required

  • Background in high-speed design, digital logic, and board design
  • Working knowledge of FPGA design flow using the Quartus II software including design entry, compilation, simulation and debugging
  • Familiarity with FPGA high-speed transceiver architecture (e.g Cyclone IV GX, Arria II GX, Stratix IV GX, Stratix IV GT or HardCopy IV GX devices)
  • Familiarity with configuring the FPGA high-speed transceivers using the ALTGX megafunction

Follow-on Courses

Upon completing this course, we recommend the following courses (in no particular order):

Related Courses

Below are the related courses you may be interested in:

Applicable Training Curriculum

This course is part of the following Altera training curriculum:

Class Schedule

Result Showing 1

On-lineAnytimeFreeRegister Now