Partial Reconfiguration for Intel Arria 10 Devices: PR IP Core & Project Flow (OPR202)

34 Minutes Online Course

Course Description

This training is part 3 of 4. The Partial Reconfiguration (PR) feature found in Intel® Arria® 10 devices allows you to, at any time during normal operation, replace functional parts of your design with completely different logic while the rest of your design continues to operate normally. Combine with transceiver and PLL dynamic reconfiguration, and you have a complete solution for runtime functionality changes and design upgrades. This part of the training discusses the PR IP core, an easy way to add a fully functional PR host to your design. You'll also learn how to use the PR flow script to compile all revisions of your PR project and generate all the required programming files.

At Course Completion

You will be able to:

  • Get an introduction to the Partial Reconfiguration (PR) feature and its many uses
  • Understand the basic design flow and guidelines for creating a PR design
  • Add the PR IP core to the design to simplify the creation of a PR host
  • Compile the design and use the generated programming files to perform PR

Skills Required

  • Basic knowledge of the Quartus Prime software
  • Knowledge of creating FPGA designs in a hardware description language (Verilog or VHDL)

Prerequisites

We recommend completing the following courses:

Follow-on Courses

Upon completing this course, we recommend the following courses (in no particular order):

Related Courses

Below are the related courses you may be interested in:

Applicable Training Curriculum

This course is part of the following Intel FPGA training curriculum:

Class Schedule

Result Showing 1

LocationDatesPriceRegistration
On-lineAnytimeFreeRegister Now