Implementing the Hybrid Memory Cube Controller IP in an Altera FPGA (OHMC102)

32 Minutes Online Course

Course Description

Hybrid Memory Cube, or HMC, is the next generation of high-speed external memory technology. Multiple DRAM layers are connected to a logic base layer to form a 3-D, high capacity, small footprint package. Instead of the parallel interface used in traditional DDR-type memory, HMC uses high-speed transceiver links, abstracting away the complexities of DRAM timing. In this training, you'll learn how to add the HMC Controller IP to your Arria 10 design. You'll know how to generate an example design that can help you get started quickly. You'll learn about the additional blocks that need to be added to complete the design, including an I2C master and one or more transmit PLLs. In the process, you'll learn about transceiver clocking options in Arria 10 devices.

At Course Completion

You will be able to:

  • Know how to implement an Altera FPGA design that can access a Hybrid Memory Cube device

Skills Required

  • Background in digital logic design
  • Familiarity with the Quartus Prime software
  • Familiarity with high-speed transceivers

Related Courses

Below are the related courses you may be interested in:

Applicable Training Curriculum

This course is part of the following Intel FPGA training curriculum:

Class Schedule

Result Showing 1

LocationDatesPriceRegistration
On-lineAnytimeFreeRegister Now