Power Optimization (ODSWPWR2)

48 Minutes Online Course

Course Description

This is part 2 of 2. Designing for low-power in today’s high-speed FPGA designs is more important than ever. Knowing the final design’s power usage early in the design process is necessary for making power supply design and power budgeting decisions. This training will give you the knowledge and tools you need to perform highly accurate estimates of power usage using the Quartus® Prime software. In this second part, now that you know how to perform a power analysis, you’ll see how to use this information to optimize a design to minimize power through the use of power-driven compilation options and through following low power design guidelines.

At Course Completion

You will be able to:

  • Optimize power by performing a power-driven compilation
  • Reduce power usage by following low-power design guidelines

Skills Required

  • Completion of “Using the Quartus Prime Software: An Introduction” OR a basic understanding of the FPGA design flow and the Quartus Prime software
  • Basic understanding of timing analysis using the TimeQuest timing analyzer
  • Basic knowledge of performing simulations in 3rd-party EDA simulation tools

Follow-on Courses

Upon completing this course, we recommend the following courses (in no particular order):

Applicable Training Curriculum

This course is part of the following Intel FPGA training curriculum:

Class Schedule

Result Showing 1

On-lineAnytimeFreeRegister Now

Request a class in your region.