Timing Analyzer: Intel® Quartus® Prime Integration & Reporting (ODSW1117)

25 Minutes Online Course

Course Description

This training is part 3 of 4. Closing timing can be one of the most difficult and time-consuming aspects of creating an FPGA design. The Timing Analyzer, part of the Intel® Quartus® Prime software, is an easy-to-use tool for creating Synopsys® design constraints (SDC) files and for generating detailed timing reports to shorten the process of timing closure. This part of the training explores how Timing Analyzer fits into the overall Intel Quartus Prime FPGA design flow. You'll learn how to incorporate your .sdc file or files into the flow. You'll also get a more detailed look at the reporting capabilities of the tool and the types of information available in these reports.

At Course Completion

You will be able to:

  • Incorporate the use of the Timing Analyzer tool into the Intel Quartus Prime design flow
  • Explore some of the many reporting options available in the tool

Skills Required

  • Background in digital logic design
  • An understanding of basic FPGA design flow
  • A solid working knowledge of the Intel Quartus Prime software

Follow-on Courses

Upon completing this course, we recommend the following courses (in no particular order):

Applicable Training Curriculum

This course is part of the following Intel FPGA training curriculum:

Class Schedule

Result Showing 1

On-lineAnytimeFreeRegister Now