Debugging with Signal Tap for Intel® FPGAs Office Hours (ODBGSLTPOH)

60 Minutes Online Course

Course Description

This training is a recording of the “Debugging with Signal Tap in Intel FPGAs Office Hours” session held on 1/28/2021. Office Hours give you the opportunity to ask questions directly to an Intel FPGA expert and learn from others’ questions. In this Office Hours session, Intel FPGA Training Engineer Steven Strell answers questions about the implementation and use of the Signal Tap embedded logic analyzer debugging tool found in the Intel Quartus® Prime software.

At Course Completion

You will be able to:

    > Aspects of the use of the Signal Tap logic analyzer based on user questions

Skills Required

    > Basic understanding of the use of the Intel Quartus Prime software

Applicable Training Curriculum

This course is part of the following Intel FPGA training curriculum:

Class Schedule

Result Showing 1

LocationDatesPriceRegistration
On-lineAnytimeFreeRegister Now

Request a class in your region.