Device Family: Intel® Arria® 10
Intel Software: Intel FPGA SDK for OpenCL
You may see a small hold timing violation when you compile a DCP1.2 OpenCL BSP design.
This hold timing violation does not cause any functional issue on DCP1.2 OpenCL BSP design.
This timing violation will be fixed in a future release of the DCP OpenCL BSP design.