An error in the VHDL-generated wrapper for the synthesis fileset can result in a variety of synthesis problems.
Type: Answers, Errata
Area: EMIF, Intellectual Property
The workaround for this issue is to open the generated wrapper
file in a text editor, and replace all ports of the form
downto 0) with