When you compile the 10GbE MAC with 10GBASE-R PHY design example in Stratix V devices, the Quartus II TimeQuest Timing Analyzer reports a failure in the Clock Setup timing analysis report. It may also report a failure in the Clock Hold timing analysis report.
This issue affects the 10GbE MAC with 10GBASE-R PHY design example in Stratix V devices.