Device Family: Stratix® V

Type: Answers, Errata

Area: EMIF, Intellectual Property, Tools



Write Timing Violation at 550MHz for QDR II and QDR II+ SRAM Controller with UniPHY

Description

Designs targeting Stratix V devices at 550MHz may produce write timing violations.

Workaround/Fix

There is no workaround for this issue.