Device Family: Intel® Arria® 10 GT

Device Family: Intel® Arria® 10 GX

Device Family: Intel® Arria® 10 SX

Device Family: Arria® V GT

Device Family: Arria® V GX

Device Family: Arria® V GZ

Device Family: Arria® V ST

Device Family: Arria® V SX

Device Family: Arria® GX

Device Family: Intel® Cyclone®

Device Family: Cyclone® II

Device Family: Cyclone® III

Device Family: Cyclone® III LS

Device Family: Cyclone® IV E

Device Family: Cyclone® IV GX

Device Family: Cyclone® V E

Device Family: Cyclone® V GT

Device Family: Cyclone® V GX

Device Family: Cyclone® V SE

Device Family: Cyclone® V ST

Device Family: Cyclone® V SX

Device Family: Stratix® II

Device Family: Stratix® II GX

Device Family: Stratix® III

Device Family: Stratix® V E

Device Family: Stratix® V GS

Device Family: Stratix® V GT

Device Family: Stratix® V GX

Type: Answers

Area: Component



What are the required MSEL pin settings on my FPGA device when programming an EPCS or EPCQ configuration device with a JTAG Indirect Configuration (.JIC) file?

Description

When programming your EPCS or EPCQ configuration device with the .JIC file format, the FPGA devices MSEL settings are required to be set for Active Serial (AS) or Fast Active Serial (AS) configuration scheme. You will see the "Can\'t recognize silicon ID for device <n>" error message if the MSEL settings are incorrectly set.