Article ID: 000077130 Content Type: Product Information & Documentation Last Reviewed: 04/12/2023

How do I decide when to compensate for the package delay mismatch (Package Deskew) when routing the board traces for my memory interface?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Package deskew is not required for any memory protocol operating at 800 MHz or below.

Resolution

For DDR3 and RLDRAM3 design operating above 800 MHz, Intel recommends that you run the timing analysis with accurately entered board skew parameters in the intellectual property (IP) parameter editor. Only if you are getting non-core timing violations in the 'Report DDR' Timing report then you should apply the steps mentioned in the ‘Package Deskew’ section of the Volume 2 Chapter 4 of the EMIF Handbook.  The recommendation may be different from the solution shown in the External  Memory Interface Handbook. Intel is in the process of updating the handbook.

Related Products

This article applies to 25 products

Arria® V ST SoC FPGA
Cyclone® III LS FPGA
Stratix® IV E FPGA
Stratix® V FPGAs
Cyclone® V GT FPGA
Cyclone® III FPGAs
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Stratix® V GT FPGA
Arria® V GT FPGA
Stratix® IV GX FPGA
Arria® II GX FPGA
Arria® II GZ FPGA
Arria® V GX FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® IV E FPGA
Arria® V SX SoC FPGA
Cyclone® V SE SoC FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.