Article ID: 000075864 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Is it possible to retain data in a memory device during the UniPHY calibration process?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    No, it is not recommended to rely on data being preserved in memory during UniPHY calibration as no refresh commands are issued to the external memory devices during calibration. Only the locations with calibration data patterns get refreshed by accesses to these locations.

     

    If you need to find out the actual address locations used in the UniPHY calibration, the recommended approach is to simulate the UniPHY IP example design for your memory IP configuration with the full calibration option.

     

    For further details refer to the External Memory Interface handbook, Chapters :

     

    Implementing and Parameterizing Memory IP (PDF)

     

    Simulating Memory IP (PDF) 

     

    Functional Description - UniPHY (PDF)

    Related Products

    This article applies to 13 products

    Stratix® V GS FPGA
    Stratix® IV E FPGA
    Stratix® IV GX FPGA
    Stratix® IV GT FPGA
    Stratix® V GX FPGA
    Stratix® V GT FPGA
    Stratix® V E FPGA
    Arria® II GZ FPGA
    Arria® V GT FPGA
    Arria® V GX FPGA
    Arria® V ST SoC FPGA
    Arria® V SX SoC FPGA
    Stratix® III FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.