Article ID: 000079260 Content Type: Product Information & Documentation Last Reviewed: 01/18/2016

How can I ascertain if an autonomous PCIe HIP enters the L0 state before full fabric configuration finishes?

Environment

  • PCI Express
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    The autonomous PCI® Express Hard IP is capable of reaching the LTSSM L0 state before the full FPGA fabric has been loaded.

    Observe the LTSSM state of the PCIe IP core using SignalTap™ II with Power-Up trigger. This Power-Up Trigger will show the Hard IP LTSSM state the moment full fabric configuration completes. Therefore all earlier LTSSM states must have been reached prior to the fabric configuration completing.

    For additional detail about SignalTap II with Power-Up trigger, see following document:

    Related Products

    This article applies to 15 products

    Stratix® V GT FPGA
    Cyclone® V GX FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Intel® Arria® 10 GT FPGA
    Arria® V GT FPGA
    Intel® Arria® 10 GX FPGA
    Intel® Arria® 10 SX SoC FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Stratix® V GX FPGA