Description
Triple-Speed Ethernet (TSE) MegaCore® IP has many clock domains. Reset signals to these clock domains are generated by synchronizing the only one reset signal of TSE IP to each clock.
Therefore, the minimum pulse width of the input reset signal must be bigger than period width of the slowest clock used in the TSE IP.