Article ID: 000073790 Content Type: Troubleshooting Last Reviewed: 09/30/2015

Does the Clocked Video Output (CVO) IP core support SDI 720p24 format?

Environment

  • DSP
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description The Altera® Clocked Video Output (CVO) IP core does not support the SDI 720p24 format. This is because the 4125 total horizontal lines of the SDI 720p24 format exceeds the 4096 maximum horizontal lines supported by the CVO.
    Resolution

    There is no plan to update the CVO IP core to support the SDI 720p24 format.

    However, this format will be supported in the Clocked Video Output II (CVO II) IP core in a future release of the Quartus® software. 

    Related Products

    This article applies to 35 products

    Cyclone® V GX FPGA
    Arria® V GZ FPGA
    Stratix® V GS FPGA
    Stratix® II GX FPGA
    Stratix® II FPGAs
    Arria® V GX FPGA
    Stratix® V GT FPGA
    Intel® Arria® 10 GT FPGA
    Arria® V GT FPGA
    Stratix® III FPGAs
    Stratix® IV GX FPGA
    Arria® II GX FPGA
    Intel® Arria® 10 GX FPGA
    Cyclone® V GT FPGA
    Cyclone® III FPGAs
    Stratix® V GX FPGA
    Cyclone® IV GX FPGA
    Cyclone® II FPGA
    Arria® II GZ FPGA
    Stratix® IV GT FPGA
    Stratix® V E FPGA
    Intel® Arria® 10 SX SoC FPGA
    Stratix® FPGAs
    Stratix® GX FPGA
    Arria® GX FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SE SoC FPGA
    Cyclone® IV E FPGA
    Arria® V SX SoC FPGA
    Arria® V ST SoC FPGA
    Cyclone® FPGAs
    Cyclone® III LS FPGA
    Stratix® IV E FPGA
    Cyclone® V E FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.