The latency through the RS-II core in clock cycles can be calculated by the following formula:
L= N + 6.5CHECK+8
where N the number of symbol per codeword and CHECK the number of parity symbols.
Device Family: Intel® Arria® 10 GT
Device Family: Intel® Arria® 10 GX
Device Family: Intel® Arria® 10 SX
Device Family: Arria® II GX
Device Family: Arria® II GZ
Device Family: Arria® V GT
Device Family: Arria® V GX
Device Family: Arria® V GZ
Device Family: Arria® V ST
Device Family: Arria® V SX
Device Family: Cyclone® IV E
Device Family: Cyclone® IV GX
Device Family: Cyclone® V E
Device Family: Cyclone® V GT
Device Family: Cyclone® V GX
Device Family: Cyclone® V SE
Device Family: Cyclone® V ST
Device Family: Cyclone® V SX
Device Family: Intel® MAX® 10
Device Family: Stratix® IV GT
Device Family: Stratix® IV GX
Device Family: Stratix® V E
Device Family: Stratix® V GS
Device Family: Stratix® V GT
Device Family: Stratix® V GX
Type: Answers
Area: Intellectual Property
IP Product: Reed Solomon Encoder / Decoder II