Article ID: 000076164 Content Type: Troubleshooting Last Reviewed: 11/14/2013

Why does the Avalon interface of my DDR3 UniPHY-based memory controller use Avalon-MM signals instead of Avalon-ST signals?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Quartus® II software version 11.1 and later, the DDR3 UniPHY-based memory controllers with the efficiency monitor enabled incorrectly use the Avalon®-MM signal names (e.g. avl_waitrequest) instead of Avalon-ST signal names (e.g. avl_ready). There is a problem during the generate stage of the controller where the Avalon-MM interface of the efficiency monitor is exported instead of the Avalon-ST interface of the controller.

    Resolution

    This issue is fixed in the Quartus II software version 12.1 and later.

    Related Products

    This article applies to 18 products

    Cyclone® V SX SoC FPGA
    Stratix® V GS FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA
    Cyclone® V GT FPGA
    Stratix® V GX FPGA
    Cyclone® V GX FPGA
    Stratix® V GT FPGA
    Stratix® IV GX FPGA
    Stratix® IV GT FPGA
    Cyclone® V E FPGA
    Stratix® V E FPGA
    Stratix® IV E FPGA
    Stratix® III FPGAs
    Cyclone® V SE SoC FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.