Article ID: 000083778 Content Type: Troubleshooting Last Reviewed: 10/08/2013

ERR_MaxRefsPostponed :: More than a total of 8 Refresh commands postponed by more then trefi = <trefi_value> ns

Environment

  • Simulation
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    This error may be seen while simulating your memory controller using a vendor memory model. Altera does not officially support vendor memory models. However, if you choose to use them, the UniPHY-based memory controllers do not perform REFRESH cycles during calibration. The vendor memory model might expect REFRESH cycles and when it detects a REFRESH command, it assumes the controller is postponing the REFRESH command. After the max number of postponements are reached, the vendor model generates a ERR_MaxRefsPostponed error.

    Resolution To work around these error messages, you may ignore or suppress the ERR_MaxRefsPostponed error message during calibration.

    Related Products

    This article applies to 20 products

    Cyclone® V GT FPGA
    Stratix® V GX FPGA
    Cyclone® V GX FPGA
    Arria® V GZ FPGA
    Stratix® V GS FPGA
    Arria® V GX FPGA
    Stratix® V GT FPGA
    Arria® V GT FPGA
    Stratix® III FPGAs
    Stratix® IV GX FPGA
    Arria® II GZ FPGA
    Stratix® IV GT FPGA
    Cyclone® V E FPGA
    Stratix® V E FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SE SoC FPGA
    Arria® V SX SoC FPGA
    Arria® V ST SoC FPGA
    Stratix® IV E FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.