Device Family: Stratix® II

Device Family: Stratix® III

Device Family: Stratix® IV E

Device Family: Stratix® IV GT

Device Family: Stratix® IV GX

Type: Answers

Area: EMIF

Area: Intellectual Property


IP Product: DDR3 SDRAM Controller supporting ALTMEMPHY

Does any memory location gets written into in DDR3 SDRAM with ALTMEMPHY in calibration write levleing stage?

Description

No, in the write leveling portion of DDR3 SDRAM with ALTMEMPHY calibration algorithm, memory locations aren’t actually written to. ALTMEMPHY puts the DIMM into “write leveling mode” using the mode registers. During this time, the DRAM drives a training pattern itself onto the DQ pins in order to perform write leveling, so no memory locations are actually used during this time.