Description
No, you cannot place bonded transceiver channels non-contiguously in Stratix® V and Arria® V GZ transceiver devices.
For correct operation, bonded channel placement must be contiguous within a transceiver bank.
The following examples show illegal bonded channel configurations.
Example 1: Illegal five channel ATX PLL clocked bonded interface interspersed with an un-bonded channel.
-
GXB_[Tx,Rx]_[L,R][5,11,17,23] = Bonded Interface Channel 1
-
GXB_[Tx,Rx]_[L,R][4,10,16,22] = Bonded Interface Channel 0
-
GXB_[Tx,Rx]_[L,R][3,9,15,21] = Bonded Interface Channel 2
-
GXB_[Tx,Rx]_[L,R][2,8,14,20] = Un-bonded Channel
-
GXB_[Tx,Rx]_[L,R][1,7,13,19] = Bonded Interface Channel 3
-
GXB_[Tx,Rx]_[L,R][0,6,12,18] = Bonded Interface Channel 4
Example 2: Illegal five channel CMU PLL clocked bonded interface intersersed with its own CMU PLL
- GXB_[Tx,Rx]_[L,R][5,11,17,23] = Channel 4
- GXB_[Tx,Rx]_[L,R][4,10,16,22] = Used as CMU
- GXB_[Tx,Rx]_[L,R][3,9,15,21] = Channel 3
- GXB_[Tx,Rx]_[L,R][2,8,14,20] = Channel 2
- GXB_[Tx,Rx]_[L,R][1,7,13,19] = Channel 0
- GXB_[Tx,Rx]_[L,R][0,6,12,18] = Channel 1
You must use an ATX PLL to implement a 5 or 6 channel bonded interface.