Article ID: 000077163 Content Type: Troubleshooting Last Reviewed: 04/06/2023

Do I need to drive fftpts_in of the FFT Intel® FPGA IP core even if I'm not changing the block size?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You may receive source errors (missing SOP, missing EOP) when attempting to process data through the FFT Intel® FPGA IP core when fftpts_in not being driven or being driven incorrectly.

Resolution

fftpts_in must be driven, even if one is not dynamically changing the block size. For a fixed block size implementation, it should be driven to match the transform length selected in the parameter editor.

Related Products

This article applies to 25 products

Stratix® V GX FPGA
Stratix® IV GT FPGA
Stratix® IV E FPGA
Stratix® V GS FPGA
Stratix® V GT FPGA
Intel® MAX® 10 FPGAs
Stratix® V E FPGA
Stratix® IV GX FPGA
Cyclone® V GX FPGA
Cyclone® V E FPGA
Cyclone® V GT FPGA
Cyclone® V SE SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® IV GX FPGA
Cyclone® V SX SoC FPGA
Intel® Arria® 10 GX FPGA
Intel® Arria® 10 SX SoC FPGA
Arria® II GX FPGA
Arria® II GZ FPGA
Arria® V GT FPGA
Arria® V GX FPGA
Arria® V GZ FPGA
Intel® Arria® 10 GT FPGA
Arria® V ST SoC FPGA
Arria® V SX SoC FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.