Article ID: 000085314 Content Type: Troubleshooting Last Reviewed: 08/05/2015

Why is the SD-SDI rx_dataout incorrect when using software versions 12.1sp1 and later?

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description Due to a problem in Quartus® II software version 12.1sp1 and later, you may see the rx_dataout recovered incorrectly when receiving SD-SDI with a high jitter source. Both SDI® and SDI II IP Cores are affected.
    Resolution

    To work around this problem when using software version 15.0 of the SDI II IP Core, download and install patch 0.19 from the links below.


    The jitter tolerance for SDI and SDI II IP Cores is scheduled to be improved in a future release of the Quartus II software.

    Related Products

    This article applies to 34 products

    Cyclone® V GT FPGA
    Cyclone® III FPGAs
    Stratix® V GX FPGA
    Cyclone® IV GX FPGA
    Cyclone® II FPGA
    Cyclone® V GX FPGA
    Arria® V GZ FPGA
    Stratix® V GS FPGA
    Stratix® II GX FPGA
    Stratix® II FPGAs
    Arria® V GX FPGA
    Stratix® V GT FPGA
    Intel® Arria® 10 GT FPGA
    Arria® V GT FPGA
    Stratix® III FPGAs
    Stratix® IV GX FPGA
    Arria® II GX FPGA
    Intel® Arria® 10 GX FPGA
    Arria® II GZ FPGA
    Stratix® IV GT FPGA
    Cyclone® V E FPGA
    Stratix® V E FPGA
    Intel® Arria® 10 SX SoC FPGA
    Stratix® FPGAs
    Stratix® GX FPGA
    Arria® GX FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SE SoC FPGA
    Arria® V SX SoC FPGA
    Arria® V ST SoC FPGA
    Cyclone® FPGAs
    Cyclone® III LS FPGA
    Stratix® IV E FPGA