Article ID: 000075794 Content Type: Troubleshooting Last Reviewed: 07/08/2015

Why is the aFrameCheckSequenceErrors counter of the Triple Speed Ethernet (TSE) IP core incremented when alignment errors occur?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description Due to a bug in the Triple Speed Ethernet (TSE) IP core, starting in IP version 13.0, the aFrameCheckSequenceErrors counter may be incremented when alignment errors occur. A frame with alignment errors should be recognized as an invalid frame, hence aFrameCheckSequenceErrors should not be incremented.
    Resolution This bug is fixed in IP core version 14.1 and later.

    Related Products

    This article applies to 34 products

    Arria® V GT FPGA
    Stratix® III FPGAs
    Stratix® IV GX FPGA
    Arria® II GX FPGA
    Intel® Arria® 10 GX FPGA
    Arria® II GZ FPGA
    Stratix® IV GT FPGA
    Cyclone® V E FPGA
    Stratix® V E FPGA
    Intel® Arria® 10 SX SoC FPGA
    Stratix® GX FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SE SoC FPGA
    Intel® Stratix® 10 GX FPGA
    Intel® Stratix® 10 SX SoC FPGA
    Cyclone® IV E FPGA
    Arria® V SX SoC FPGA
    Arria® V ST SoC FPGA
    Cyclone® III LS FPGA
    Stratix® IV E FPGA
    Intel® Arria® 10 GT FPGA
    Cyclone® V GT FPGA
    Cyclone® III FPGAs
    Stratix® V GX FPGA
    Stratix® II FPGAs
    Arria® V GX FPGA
    Cyclone® IV GX FPGA
    Cyclone® V GX FPGA
    Cyclone® II FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Stratix® II GX FPGA
    Stratix® V GT FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.