Device Family: Arria® V GT, Arria® V GX, Arria® V ST, Arria® V SX, Cyclone® V E, Cyclone® V GT, Cyclone® V GX, Cyclone® V SE, Cyclone® V ST, Cyclone® V SX, Stratix® V E, Stratix® V GS, Stratix® V GT, Stratix® V GX

Type: Answers

Area: Component



Error (175001): Could not place fractional PLL <PLL name>

Description

When expanding the above error message in the Quartus® II software you might get the following error message when targeting a Stratix® V, Arria® V and Cyclone® V device:

Error (177020): The PLL reference clock input pin <pin name> was not placed in a dedicated input pin that can reach fractional PLL <PLL name>

This error message pair is generated when trying to directly feed a fractional PLL with a CLKn pin.

Workaround/Fix

Place a clock contol block (ALTCLKCTRL megafunction) between the CLKn pin and the input port of the PLL as shown in the example below:

Example:

Figure 1