Article ID: 000084050 Content Type: Troubleshooting Last Reviewed: 04/12/2023

Why can't I change my RTL destination directory using the dspba.set_param command as shown in the DSP Builder for Intel® FPGAs Handbook?

Environment

  • Quartus® II Subscription Edition
  • DSP Builder for Intel® FPGAs Pro Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to an update in the Quartus® II software v15.0 release, the above command is no longer functional, even though it still shows in the handbook.

    The handbook describes using "dspba.set_param(control{1},\'destination\',dest_dir)" to change the RTL destination directory.

    Resolution

    To change your RTL destination directory in the Quartus® II software v15.0 and later, use the following command:

    dspba.SetRTLDestDir(model,dest_dir)

    For example, if you are using the demo_fft.mdl example that comes with the DSP Builder for Intel® FPGAs (Advanced Blockset), use the following command:

    dspba.SetRTLDestDir(\'demo_fft\',\'MyRTL\')

    Related Products

    This article applies to 23 products

    Cyclone® V GT FPGA
    Stratix® V GX FPGA
    Cyclone® V GX FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Arria® V GX FPGA
    Stratix® V GT FPGA
    Intel® Arria® 10 GT FPGA
    Arria® V GT FPGA
    Stratix® IV GX FPGA
    Arria® II GX FPGA
    Intel® Arria® 10 GX FPGA
    Arria® II GZ FPGA
    Stratix® IV GT FPGA
    Cyclone® V E FPGA
    Stratix® V E FPGA
    Intel® Arria® 10 SX SoC FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SE SoC FPGA
    Arria® V SX SoC FPGA
    Arria® V ST SoC FPGA
    Stratix® IV E FPGA