Device Family: Arria® II GX, Arria® GX, Cyclone® III, Stratix® II, Stratix® II GX, Stratix® III, Stratix® IV E, Stratix® IV GT, Stratix® IV GX

Type: Answers

Area: EMIF, Intellectual Property


IP Product: DDR3 SDRAM Controller supporting ALTMEMPHY

Is there any issue with DDR, DDR2, DDR3 SDRAM High Performance controller generated testbench regarding dm_delayed signal?

Description

Altera® Quartus® II software and DDR, DDR2, DDR3 SDRAM High Performance Controller IP versions 7.0 to 9.1 Megawizard generated testbench uses dm_delayed signal that is delayed by one time unit defined in the testbench. That delay needs to taken out from the testbench file.

This issue will be corrected in the future version of the Quartus II software and the IP.

To fix this problem, search for dm_delayed in the testbench and in the statement below change:

wire[gLOCAL_DATA_BITS / DWIDTH_RATIO / gMEM_DQ_PER_DQS - 1:0] #(GATE_BOARD_CLK_DELAY * 1 + 1) dm_delayed;

to

wire[gLOCAL_DATA_BITS / DWIDTH_RATIO / gMEM_DQ_PER_DQS - 1:0] dm_delayed;