Critical Issue
Description
This problem affects VHDL interfaces on Arria 10 devices, simulated with ModelSim-SE.
On Arria 10 devices, interfaces generated in VHDL may fail simulation with ModelSim-SE.
Resolution
The workaround for this issue is to simulate the interface
using vsim with the -novopt option.
This issue will be fixed in a future version.