The Triple Speed Ethernet MegaCore function may have recovery timing violation. The failing path contains a global clock signal driven from the FPGA core logic.
The recovery timing violation may impact your design in hardware during reset condition.
This issue affects all designs using Arria V devices in version 13.0 of the Triple Speed Ethernet MegaCore function.