Device Family: Intel® Arria® 10, Intel® Stratix® 10

Intel Software: Quartus Prime Pro

Type: Answers, Errata

Area: Intellectual Property


Last Modified: July 08, 2019
Version Found: v19.1
Bug ID: 1507258191

Why does the 25G Ethernet Intel® FPGA IP transmit incorrect traffic when either TX start of packet (SOP) or end of packet (EOP) are asserted on the same cycle the valid signal was de-asserted?

Description

Due to a problem with the Intel® Quartus® Prime Pro Edition version 19.1 software, the 25G Ethernet Intel® FPGA IP with ready latency set to 3 will transmit incorrect traffic when either the TX start of packet (SOP) or end of packet (EOP) signals are asserted on the same cycle as the valid signal was de-asserted.

Workaround/Fix

To work around this problem, only assert TX start of packet (SOP) or end of packet (EOP) when the valid signal is asserted.

This problem is scheduled to be fixed in a future release of the Intel® Quartus® Prime Pro Edition Software.