Device Family: Intel® Arria® 10

Type: Answers

Area: Intellectual Property

Last Modified: April 24, 2017
Bug ID: FB: 381523;
IP: Arria 10 Hard IP for PCI Express

Why does my Intel Arria 10 Hard IP for PCI Express fail to send TS1 ordered sets or EIOS, and does not indicate link down, on entry to disabled state?


Due to a problem with the Intel® Arria® 10 Hard IP for PCI Express®, you will see no TS1 ordered sets or EIOS when the LTSSM enters the disabled state. The signal dl_up will also not de-assert in the disabled state. 


This problem is not scheduled to be fixed in any future Quartus® Prime software release. As a workaround, you can ignore the dl_up signal when the LTSSM is in the disabled state.