Device Family: Intel® Arria® 10 GT, Intel® Arria® 10 GX, Intel® Arria® 10 SX, Arria® V GT, Arria® V GX, Arria® V GZ, Arria® V ST, Arria® V SX, Stratix® V GT, Stratix® V GX

Type: Answers

Area: Intellectual Property

Last Modified: January 18, 2017
Version Found: v16.1
Bug ID: FB: 429504;

Why are the rx_latency_adj and tx_latency_adj status signals for the 1588 enabled 1G/2.5G/5G/10G Multi-rate Ethernet PHY not stable upon reset?


Due to the IP behavior, you may observe rx_latency_adj and tx_latency_adj value changing for a certain amount of iterations before they settle to fixed value.


No workaround is required. This is an expected behavior. The valid latency value is the fixed value after certain amount if iterations. The latency value changes after reset as it is statistically calculated, hence require certain amount of iterations before it settles to a fixed value.