Device Family: Intel® Stratix® 10 MX

Intel Software: Quartus Prime Pro

Type: Answers

Area: EMIF


Last Modified: October 06, 2020
Version Found: v20.1
Version Fixed: v20.2
Bug ID: 1507998108
IP: Stratix 10 External Memory Interfaces

How does the transaction count operate after grant moves to the next master when using the Intel® Stratix®10 MX HBM2 controller with the AXI* Switch?

Description

When a master is not ready to issue the expected total transaction, grant will go to the next master, and the transaction counts will be refreshed to the original transaction counts.

Find more KDB articles