Device Family: Intel® Stratix® 10 SX

Intel Software: Quartus Prime Pro

Type: Answers

Area: Embedded, OpenCL, Programmable Acceleration Cards


Last Modified: November 08, 2019
Version Found: v18.1 Update 2
Bug ID: 1507505049

Why the Fmax of OpenCL™ design on the Intel® Programmable Acceleration Card D5005 may be far lower than that of the Intel® Stratix® 10 GX FPGA Development Kit?

Description

When you compile the OpenCL™ example design “matrix_mult” on the Intel® Programmable Acceleration Card D5005(D5005), you may find the kernel Fmax is far lower than the Intel® Stratix® 10 GX FPGA Development Kit(S10 GX Dev Kit).

For example, the fmax on your design can reach 424MHz on the S10 GX Dev Kit, but only 300MHz on the Intel® Programmable Acceleration Card D5005.

One of the reasons for the lower Fmax is that  D5005 Card has four DDR banks and S10 GX Dev Kit has only one DDR bank. Another reason is the D5005 OpenCL™ Board Support Package (BSP) has some optimizations missing that the S10 GX BSP uses.

Workaround/Fix

This problem is scheduled to be fixed in a future release of the Intel® Acceleration Stack for Intel Xeon® CPU with FPGAs.